Question

a. CISC f. hyper-threading
b. external clock speed g. control bus
c. data bus h. instruction set
d. address bus i. RISC
e. core j. execution-based cache
1/ an internal communications pathway for memory reads and writes
2/ computer CPU architecture in which processor components are reconfigured to conduct different operations as required
3/ internal communications pathway that keeps the CPU informed of the status of particular computer resources and devices
4/ the part of a processor used to read and execute instructions
5/ the speed at which the processor communicates with the memory and other devices in the computer
6/ the group of commands the processor recognizes
7/ first-level cache in a XEON CPU that stores decoded instructions and delivers them to the processor at high speed.
8/ an internal communications pathway that allows computer components, such as the CPU, display adapter, and main memory, to share information
9/ an Intel multithreading technology that enables a single processor to appear to the operating system as two separate processors
10/ a computer CPU design that dedicates processor hardware components to certain functions

Answer

This answer is hidden. It contains 31 characters.